ABSTRACT This paper proposes augmented neural networks (AugNNs) for modeling the behavior of steady-state oscillators in time-domain. Multi-output AugNNs with the corresponding gradient scheme and training methodology are proposed for the modeling of multi-phase oscillators. Using the proposed AugNNs, a novel technique is presented for the modeling of voltage-controlled oscillators (VCOs) including I/O behavior. In the proposed AugNNs, a periodic unit is introduced to capture the relation between the instantaneous frequency and the control signal, and to provide the phase information of the oscillation, which is used to predict the oscillatory output waveforms using feed forward neural networks (FFNN). For the modeling of VCOs including output buffers, an AugNN-based model is proposed, where recurrent neural networks (RNNs) are used to capture the nonlinear dynamic current-voltage relation at the output port. The simulated data of transistor-level oscillator circuit are used to train the proposed model. As a black-box approach, the proposed model protects intellectual property (IP) and can be implemented in Verilog-A. The examples using transistor-level oscillator circuits demonstrate the effectiveness of the proposed model for time-domain analysis.
I. INTRODUCTION
The design process of integrated circuits (ICs) relies on simulations using electronic design automation (EDA) tools. Performing these simulations for timing analysis, however, is becoming challenging in terms of the CPU time required. This is amplified for transistor-level simulations in the design and optimization phase due to the increasing complexity of IC designs. Oscillators, as a key component in digital or analog phase-locked loops (PLLs), can sometimes dominate the entire circuit simulation, because of the rich nonlinearities and dynamics in the oscillator circuits. In these scenarios, behavioral modeling techniques play an important role in reducing this complexity as they require less computing
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In the past, many approaches using neural networks have been proposed to develop behavioral models, which have been shown to capture the nonlinearities of circuit components accurately [1] - [6] . These methodologies, however, yield input-output models where the output behavior exhibits a certain level of dependency on the input signals. These approaches cannot be applied directly to the modeling of oscillators, due to the fact that the output of an oscillator is generated not from the input signal excitation but from the self-oscillation instead.
In [7] , state-space approach has been used to develop behavioral models for oscillators, where the state of the system is represented by the output of the oscillator, its time derivatives and the frequency control signal. The nonlinear relation between the state components is approximated using artificial neural networks. The state-space system differential equations need to be solved in order to obtain the time-domain waveform, which is embodied in these equations implicitly. However, as discussed in [8] , the effectiveness of this statespace approach depends on the shape of the target waveform. It suffers from triggering the state transitions for the waveforms with flat regions such as in trapezoidal oscillatory waveforms. In [8] and [9] , alternate approaches have been proposed. These models, however, do not take into account the voltage-controlled variation of the frequency.
In this paper, multi-output augmented neural networks (AugNN) are proposed for the modeling of steady-state multi-phase oscillators in time-domain. Using the proposed AugNN, a novel approach is demonstrated for the modeling of voltage-controlled oscillators (VCOs) including I/O behavior. In the proposed AugNN, a periodic unit is introduced to capture the relation between the instantaneous frequency and the control signal, and to provide the phase information of the oscillation which is used to predict the oscillatory output waveforms using feed forward neural networks (FFNN). Discrete time steps are used as input to the network. Unlike the state-space model, the output of an oscillator can be generated explicitly using the proposed AugNN without solving a system of differential equations. For the modeling of VCOs including output buffers which play a key role as the I/O interface between the internal core of the oscillator and the load outside, an AugNN-based model is proposed, where recurrent neural networks (RNN) are used to capture the nonlinear dynamic behavior of the buffer. Modeling examples demonstrate that the proposed method is capable of capturing the dynamics and nonlinearities occurring in oscillators accurately. As a black-box approach, the resulting model can protect intellectual property (IP) by hiding the details of the transistor-level circuit. The implementation in Verilog-A makes the proposed model compatible with many commercial tools [10] . This paper significantly expands the content in [9] and [11] , by proposing the formulation of AugNNs using multiple output neurons with a corresponding gradient scheme to address the modeling of multi-phase oscillators. The proposed method also addresses the voltage-controlled variation characteristics of oscillators and the associated port behavior when the buffer is included as part of the oscillator design. The corresponding training methodology, modeling procedure and model implementation are proposed.
The rest of this paper is organized as follows. The proposed AugNN with multiple outputs for multi-phase oscillator modeling and the network training scheme are introduced in Section II. Section III extends the proposed model for VCOs including output buffers and introduces the modeling flow. Modeling examples that validate the fidelity and speed of the proposed model are presented in Section IV followed by the conclusion in Section V. Model implementation in Verilog-A is discussed in the Appendix.
II. MODELING APPROACH A. STATEMENT OF BEHAVIORAL MODELING
The objective of behavioral modeling is to find suitable port relations similar to the original complex circuit such that the behavioral model is able to minimize the error compared to the response of the transistor-level model, as shown in Fig. 1 . At the same time, the behavioral model should be compatible with the existing circuit simulators, and should require less evaluation time than the original circuit. In this paper, we focus on the development of behavioral model for VCOs that can capture the nonlinear behavior at the ports and reproduces the oscillatory waveform in the time-domain. 
B. MATHEMATICAL MODEL OF STEADY-STATE OSCILLATORS
The steady-state time-domain output waveforms of an oscillator with multiple output ports can be expressed as:
where ω(t) is the instantaneous frequency, N out is the number of outputs, and F() is a periodic function that captures the shape of the waveforms. Specifically, for an oscillator with fixed frequency, ω(t) is a constant, whereas, for a VCO, ω(t) is a function of the frequency control voltage, i.e., ω (t) = G(v c (t)) [12] . In (1), the function argument, ω (t) dt, is the total oscillation phase, which accumulates at a rate of ω(t). The phase is mapped to the output through F(), a periodic function with respect to phase.
To derive a behavioral model, we reformulate (1) in the discrete-time domain as:
where n is the time index in the discrete-time domain.
C. PROPOSED AUGMENTED NEURAL NETWORK
From (2), we can see that the output of an oscillator is a function of the total oscillation phase, which can be obtained by integrating the product of the instantaneous frequency ω and the time step dt. Therefore, time is an inherent input for modeling oscillators. However, the total oscillation phase is unbounded, since the phase can be arbitrarily large along with the increase of time. As a result, most neural networks will fail to capture the phase-output relation of oscillators, since the unbounded input values cannot be properly handled. Moreover, for oscillators with multiple ports, the outputs are highly correlated to each other in terms of phase. This correlation must be strictly retained in the behavioral model to avoid any mismatch in their instantaneous frequencies. To overcome these difficulties, a multi-output AugNN is proposed as shown in Fig. 2 , where a periodic unit is introduced. In the following discussion, we focus on the model formulations for VCOs, since the model for fixed-frequency oscillators is a subset with the frequency ω (t) being constant. The input for the proposed AugNN consists of the chronologically-ordered sequence of time steps dt and the control signal which are fed into the periodic unit. The function of the periodic unit is to learn the instantaneous frequency and generate bounded oscillation phase. This is done by first capturing ω using an FFNN as a function of the control voltage as:
where g FFNN PU () represents the formulation of the FFNN inside the periodic unit. Then the product of the instantaneous frequency ω and the time step dt is integrated to obtain the total oscillation phase, after which the modulus operation is performed to map the unbounded total oscillation phase to the folded phase that is normalized within a range of [0, 1). The responses of the periodic unit can be computed as:
The output of the periodic unit, y p , and the control signal, v c , are used as the input of the main FFNN. For an AugNN with multiple outputs, let N y be the total number of the output neurons, and y out,k (n) be the kth output signal at the nth time sample. The values of the nodes in the output layer of the main FFNN are calculated using Fig. 2 as:
where f FFNN main () represents the formulation of the main FFNN. For the main and second FFNNs, the hyperbolic tangent function, tanh (x) = (e x − e −x )/(e x + e −x ), is used as the activation function for the hidden neurons.
D. AUGNN TRAINING
The training of the network is the process of tuning the network parameters to minimize the difference between the transistor-level circuit dataŷ out (n) and the network output y out (n), which is defined as the squared error in this paper. For training the multi-output AugNN, the objective function is given by:
where N t is the number of time samples in the training dataset. It's important to note that the training data fed into the network must be in the chronological order to make sure the phase integration is calculated correctly. Let the parameters of the AugNN be denoted as ,
where w M and b M are the vectors of the weights and biases of the main FFNN, w PU and b PU are the vectors of the weights and biases of the second FFNN inside the periodic unit, and T denotes transpose. Gradient-based training algorithms can be used to optimized the network parameters, where the Jacobian matrix J is computed using the back propagation (BP) method to calculate the derivatives of the network outputs with respect to each parameter in . The derivatives of the FFNNs can be computed by normal BP [1] . Particularly, the integral operation in the periodic unit can be represented equivalently using a recurrent node with a fixed recurrent weight of one. Based on this representation, the integral output, y int , is iteratively computed as:
However, there are discontinuity points brought by the modulus operation y = xmod1 in the periodic unit, where x has integer values. In order to overcome this discontinuity difficulty, the value of one can be used as the derivatives of the mod function at the discontinuous points, which is equal to the derivatives on both the left and the right sides of the discontinuity. The derivatives for the periodic unit can be formulated as:
where
T is the vector of the parameters of the periodic unit, ∂ω (m) /∂ PU can be computed for VOLUME 7, 2019 the second FFNN using BP method, and
where ∂y out,k (n)/∂y p (n) can be computed for the main FFNN using BP method. After this procedure, the Jacobian matrix of the kth output can be formulated as:
T is the vector of parameters of the main FFNN. The entire Jacobian matrix is then given by:
Using this gradient scheme, the gradient-based training algorithms, the Levenberg-Marquardt method, can be applied to train the AugNN model, and the corresponding step for updating the network parameters in each training iteration can be calculated as [13] :
where I is the identity matrix, µ is the damping parameter, and
After training, the AugNN model can be implemented as a Verilog-A model.
III. MODELING OF VCOS INCLUDING OUTPUT BUFFERS
In IC designs, buffers of complementary metal oxide semiconductor (CMOS) technology play a key role as the interface between the internal circuit core and the load at the output. Buffers can be included in the VCO designs as shown in Fig. 3 to minimize the loading of the oscillator core circuit and to enhance drive strength for high quality output signals.
Moreover, since the buffers are unidirectional, they can allow minimum influence of the voltage and current at the output port on the internal activity of the oscillator core. For VCOs including output buffers, the method discussed in the previous section can be extended to capture the nonlinear dynamic behavior of the circuit. 
A. BUFFER MODELING
For a buffer circuit, as shown in Fig. 4 , the current at the output port can be expressed as [4] , [14] , [15] : where i H (t) and i L (t) are the sub-models that capture the nonlinear dynamic output current of the last stage of the buffer for the HIGH (H) and LOW (L) logic states respectively, and w H (t) and w L (t) are the weighting functions that scale the transient current contribution from the two sub-models and help the transitions of the buffer from one state to the other. In (15), sub-model function i n (t) can be defined using parametric relations as:
where v o (t) is the output voltage, and D represents the dependence of sub-model current on the previous values of the sub-model current and output voltage. During fast switching of buffer states, the dynamic behavior of the buffer will become prominent. This is shown in an example in Fig. 5 where a piecewise-linear voltage source is connected at the buffer output port and the buffer input is set high. As a result, sub-models considering only static characteristics, e.g. piecewise-linear, table-formatted and static models will deviate from the original response. In such cases, sub-models need to be capable of capturing the time-domain dynamic behavior associated with the nonlinear response of the buffer. As universal approximators, neural networks have been shown to capture nonlinearities accurately [1] . Especially when modeling nonlinear dynamic systems, RNNs, which include feedback paths allowing for the interaction between the input and output samples as shown in Fig. 6 , are preferred [5] , [6] , [16] , [17] . To efficiently capture the nonlinear dynamic behavior of the buffer, the previous time samples of the buffer output current and voltage can be taken into account, and the sub-models can be learnt as RNN models:
where h is the sampling time step, and r is the dynamic order of the sub-model, which is usually 1 or 2 for typical buffers. Fig. 5 (b) shows an example of the output current for buffer input high, where the transistor-level output current is captured accurately using RNN, when two previous time samples are considered. In (15) , the transitions of the buffer output stage are controlled by the weighting functions, w H (t) and w L (t). For output buffers with VCOs, however, the previous modeling approaches cannot be applied directly, since these weighting functions are not simply concatenated fixed-pattern signals but functions of control voltage. Therefore, methods of extracting and modeling the weighting functions are required.
B. PROPOSED AUGNN-BASED MODEL
Based on the above discussion, for VCOs including output buffers, an AugNN-based model in Fig. 7 is proposed. In the proposed model, an AugNN with two output neurons is used to capture the voltage-controlled oscillatory weighting functions, which control the transitions of the buffer output stage. Two RNNs are used to capture the sub-models that take into account the nonlinear dynamic current-voltage relation at the output port. The output current can be expressed as:
From Fig. 7 it can be seen that the periodic unit of the AugNN maps the total oscillation phase to the folded phase normalized within [0, 1) periodically for the weighting functions, w H (t) and w L (t), to oscillate in a controlled manner. It is worth mentioning that it is necessary to use one single AugNN with multiple output units to retain the phase correlation between the two weighting functions and to ensure the two weighting functions oscillate at the same instantaneous frequency by sharing the same periodic unit.
C. MODELING PROCESS
The proposed behavioral model can be obtained by carrying out the following key steps.
1) DYNAMIC SUB-MODEL CHARACTERIZATION
In this step, the buffer's output port is driven to obtain the transient voltage and current signals that contain the information on its nonlinearities and dynamics. Fig. 8 (a) shows the setup required to collect the data for sub-model characterization, where the buffer is manually set to HIGH or LOW state, and the buffer's output port is excited using piecewise-linear voltage signals. These signals must be carefully designed in order to excite the nonlinear dynamic behavior at the output port. Such driving waveforms can be multilevel signals containing different slopes and different transition heights, as shown in Fig. 5 (a) . More details regarding identification signals can be found in [4] and [15] . For better excitation of the dynamics of the buffer's output port, small signal noise can be added as suggested in [15] . It is important to note that these waveforms need to sufficiently cover the range of operating voltages. Therefore, transient analysis should be performed for buffer in HIGH and LOW states respectively to obtain the corresponding output current signals. Once the data are collected, RNNs in (17) 
2) VOLTAGE-CONTROLLED OSCILLATORY WEIGHTING FUNCTION EXTRACTION
After the sub-models are obtained, the voltage-controlled oscillatory weighting coefficients are extracted to train the AugNN. Fig. 8 (b) shows the setup required to collect the data for weighting coefficients extraction. In this step, the frequency control port of the VCO is fed with step voltage signal to obtain the transient voltage and current signals at the output port, which carry information on its voltage-controlled frequency characteristics. The step control signal performs a sampling of the control voltage, and covers the range of control voltage. It is worth mentioning that each step interval should be at least longer than one full oscillation cycle. The output port is connected to a load Z i . Since two unknowns exist, weighting functions, w H and w L , can be extracted using two different loads Z 1 and Z 2 . A good combination is a resistor for load Z 1 and the series connection of a V dd voltage source and a resistor for load Z 2 [4] . Matrix inversion can be used to extract the weighting functions as:
Using the extracted weighting functions, the training algorithms in Section II can be applied to train the AugNN. The trained behavioral model can be implemented in Verilog-A.
IV. MODELING EXAMPLES A. MULTI-PHASE OSCILLATOR WITH CONSTANT FREQUENCY
In this modeling example, a quadrature ring oscillator without output buffers as shown in Fig. 9 is used for model validation [18] , [19] . The oscillator is free running with a constant frequency and has four outputs. There is a phase shift of 90 • between each successive output. As a subset of the proposed modeling methodology, a simpler model is developed as shown in Fig. 10 . Since there are no voltage-controlled variation characteristics, the neural network in the periodic unit is not necessary and can be replaced with a frequency parameter ω, resulting in a simplified model architecture. The network model has a hidden layer consisting of 15 neurons, and 4 output neurons corresponding to the quadrature outputs of the oscillator. The training data is generated from transistor-level simulation using Spectre [20] . The network parameters are initialized randomly. A training mean squared error (MSE) of 6.25E-6 is achieved after several iterations, and the frequency parameter converges to 3.2249 GHz. After training, the model is implemented in Verilog-A, and simulated using Spectre. Fig. 11 shows the output waveforms of the transistor-level model and the behavioral model, where a good match can be observed with an MSE of 6.54E-6. 
B. VCO INCLUDING OUTPUT BUFFER
In this modeling example, a VCO circuit that includes the output buffer is considered, as shown in Fig. 12 . The VCO has the lowest frequency of 0.83 GHz and the highest frequency of 1.27 GHz with the control voltage v control ranging from 0.2 V to 0.8 V. The training data is generated from simulations using Spectre to train the model shown in Fig. 7 . Based on the modeling process in Section III, the voltage signal in Fig. 5 (a) is used for sub-model characterization. For submodels, different dynamic orders are tested, and no further improvement in accuracy was found for dynamic orders larger than two. Therefore, a dynamic order of r = 2 was adopted. The sampling time step is 5 ps. Each RNN contains a hidden layer consisting of 10 neurons. The back propagation through time (BPTT) algorithm with the LevenbergMarquardt method is used to train the RNNs [21] . For voltage-controlled oscillatory weighting functions extraction, the control voltage signal varies from 0.8 V to 0.2 V in steps of 0.06 V, as shown in Fig. 13 (a) . A resistor of 50 is used for loads Z 1 and Z 2 . Using matrix inversion in (19) , the weighting functions are extracted and learnt using an AugNN, as shown in Fig. 13 To assess the accuracy of the trained model, the tuning curve is shown in Fig. 14 . Good agreement can be seen, showing that the nonlinearity of the tuning curve is captured accurately using the behavioral model. Furthermore, to test the time-domain performance, the VCO circuit is connected to a load resistor of 75 and a capacitor of 0.5 pF in parallel, as shown in Fig. 15 , which is different from the load used for model extraction. A frequency sweep is applied by continuously changing the control voltage between the maximum and minimum of the tuning range. The simulations are performed using Spectre. Fig. 16 shows the simulation waveforms, where the results of the behavioral model and the transistor-level model match well. An MSE of 8.47E-4 is achieved in Fig. 16 . To assess the speed-up, a simulation for a period of 10 ms was tested. The CPU time for the transistor-level model was 8 m 43 s, whereas the corresponding time for the behavioral model was 33 s using the same computer. The behavioral model achieves a simulation time reduction of 94%. An even higher speed-up would be possible for more complex oscillator circuits, as the computational time reduction using the behavioral model compared to the transistor-level model increases with increase in the complexity of the circuit. 
V. CONCLUSION
In this paper, multi-output AugNNs are proposed for the modeling of steady-state multi-phase oscillators in time-domain with the corresponding gradient scheme and training methodology. For VCOs including output buffers, an AugNN-based model is proposed, where RNNs are used to capture the nonlinear dynamic behavior of the buffer, and the relation between the frequency and control voltage is learnt explicitly. As a black-box approach, the resulting model protects IP. The Verilog-A implementation makes the model compatible with existing commercial tools. The fidelity and efficiency of the proposed model have been demonstrated with examples using transistor-level oscillator circuits.
APPENDIX MODEL IMPLEMENTATION
The proposed behavioral model can be implemented as a Verilog-A module with three ports, i.e., p_in, p_out and p_gnd. Ports p_in and p_out represent the VCO's input (control voltage) and the circuit's output, respectively, and p_gnd represents the ground port which is used as the reference port when calculating the port voltages. In the declarations of the module, constants such as the weights and biases of the neural networks and the normalization constants are defined. The body of the module's behavioral description between the begin and end keywords contains the definition of the equations describing the neural networks, as well as the associated normalization and de-normalization. For neural networks that use hyperbolic tangent function tanh() as the activation function, the nodes in a hidden layer can be implemented as follows: where x1, x2, . . ., xn are the values of the nodes in the precedent layer, w_node_i[1:n] is the vector containing the weights of the connections to the i th node, h_node[i], in the current layer and b_node_i is its bias. The output layer can be implemented in a similar format. For AugNN, to obtain the folded phase, the integral of the total oscillation phase and the modulus operation in the periodic unit can be implemented using the Verilog-A builtin idtmod function: folded_phase = idtmod(inst_f, p0, 1);
where inst_f is the instantaneous frequency, and p0 is the initial phase.
For output current sub-models, RNN models are used. In order to obtain the previous time samples, internal nodes are defined in the module declaration part as: electrical vout_d0, vout_d1,..., vout_dr; electrical iH, iH_d0, iH_d1,..., iH_dr; electrical iL, iL_d0, iL_d1,..., iL_dr;
Here, vout_dr, iH_dr and iL_dr represent the previous time samples of the output voltage and sub-model currents with a delay of r sampling steps of delta_t. A good approach to acquire their values can be implemented using the Verilog-A built-in ddt function in a concatenated manner: Once the neural networks for the weighting functions and the sub-models are defined, the behavioral model can be implemented based on Fig. 7 .
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